Recess MOSFET Structure Schematic

Truttmann, Tristan K
Thumbnail Image

View/Download File

Structure Schematic (28.32 KB)

Persistent link to this item

https://hdl.handle.net/11299/219230
Statistics
View Statistics

Journal Title

Journal ISSN

Volume Title

Title

Recess MOSFET Structure Schematic

Authors

Published Date

Publisher

Type

Dataset
Other Dataset

Abstract

Device structure of (a) gate-recessed SSO MESFET on a bi-layer epitaxial film, and (b) a non-recessed control device on a single-layer film. A heavily doped n+-SSO cap layer on top of a n:SSO channel is used in order to lower the contact resistance as well as the access resistance.

Keywords

Description

A schematic of the transistor structure.

Related to

Replaces

License

CC0 1.0 Universal
 http://creativecommons.org/publicdomain/zero/1.0/

Collections

MRSEC Research Data

Series/Report Number

Funding information

Materials Research Science and Engineering Center

Isbn identifier

Doi identifier

Previously Published Citation

Other identifiers

Suggested citation

Truttmann, Tristan K. (2021). Recess MOSFET Structure Schematic. Retrieved from the University Digital Conservancy, https://hdl.handle.net/11299/219230.

Content distributed via the University Digital Conservancy may be subject to additional license and use restrictions applied by the depositor. By using these files, users agree to the Terms of Use. Materials in the UDC may contain content that is disturbing and/or harmful. For more information, please see our statement on harmful content in digital repositories.