Process variation and scaling effects on embedded DRAMs.
2012-08
Loading...
View/Download File
Persistent link to this item
Statistics
View StatisticsJournal Title
Journal ISSN
Volume Title
Title
Process variation and scaling effects on embedded DRAMs.
Authors
Published Date
2012-08
Publisher
Type
Thesis or Dissertation
Abstract
Embedded DRAM has been an important branch of embedded memories recently. The scaling trend in the power comparison between SRAM and eDRAM is conducted. To improve the performance of eDRAM various kinds of eDRAM cells are introduced. The scaling trend of major leakage currents affecting eDRAM performance is presented, as well as their impact on the behavior of various cells. A method to evaluate the effect from the process variation is introduced. The comparison on 28nm and 65nm 2T & 2T1C cell's performance is applied to verify the conclusions made on the leakage scaling. Finally, the technology full of potential for eDRAM, FinFET, is introduced.
Keywords
Description
University of Minnesota M.S. thesis. August 2012. Major: Electrical Engineering. Advisor:Chris Kim. 1 computer file (PDF); vi, 33 pages.
Related to
Replaces
License
Series/Report Number
Funding information
Isbn identifier
Doi identifier
Previously Published Citation
Other identifiers
Suggested citation
Liu, Dan. (2012). Process variation and scaling effects on embedded DRAMs.. Retrieved from the University Digital Conservancy, https://hdl.handle.net/11299/140079.
Content distributed via the University Digital Conservancy may be subject to additional license and use restrictions applied by the depositor. By using these files, users agree to the Terms of Use. Materials in the UDC may contain content that is disturbing and/or harmful. For more information, please see our statement on harmful content in digital repositories.