Exploring a multiprocessor design space to analyze the impact of using STT-RAM in the memory hierarchy

Loading...

View/Download File

Borse_umn_0130M_15431.pdf (723.34 KB)

Persistent link to this item

https://hdl.handle.net/11299/167286

Statistics

View Statistics

Journal Title

Journal ISSN

Volume Title

Title

Exploring a multiprocessor design space to analyze the impact of using STT-RAM in the memory hierarchy

Authors

Borse, Nishant Ashok

Published Date

2014-09

Publisher

Type

Thesis or Dissertation

Abstract

Spin-tronic memory is a promising technology and offers advantages due to its non-volatility and higher density. At the same time, based on device properties, there are trade-offs that decide the energy and performance penalty overhead. To decide these trade-offs its it imperative to understand the sensitivity of different parameters in the memory subsystem. In this work, we use a known statistical technique to analyze processor core and memory parameters for their sensitivity towards performance and energy for a Spin-tronic based memory hierarchy. We also study how does the sensitivity of processor core parameters like Re-order buffer, Load Store queue etc. vary when we replace a traditional SRAM memory with the new spin-tronic technology. Further, given a mix of different memory technologies and important processor core parameters, we use find the optimal configuration for delay, energy and area using the method of simulated annealing.

Keywords

Design space exploration

New memory technology

Plackett and Burman

Sensitivity analysis

Spintronics

STT MRAM

Electrical engineering

Description

University of Minnesota Master of Science thesis. September 2014. Major: Electrical Engineering. Advisor:David J. Lilja. 1 computer file (PDF); ix, 74 pages, appendix A.

Related to

Replaces

License

Collections

Master's Theses (Plan A and Professional Engineering Design Projects)

Series/Report Number

Funding information

Isbn identifier

Doi identifier

Previously Published Citation

Suggested citation

Borse, Nishant Ashok. (2014). Exploring a multiprocessor design space to analyze the impact of using STT-RAM in the memory hierarchy. Retrieved from the University Digital Conservancy, https://hdl.handle.net/11299/167286.

Content distributed via the University Digital Conservancy may be subject to additional license and use restrictions applied by the depositor. By using these files, users agree to the Terms of Use. Materials in the UDC may contain content that is disturbing and/or harmful. For more information, please see our statement on harmful content in digital repositories.