Between Dec 19, 2024 and Jan 2, 2025, datasets can be submitted to DRUM but will not be processed until after the break. Staff will not be available to answer email during this period, and will not be able to provide DOIs until after Jan 2. If you are in need of a DOI during this period, consider Dryad or OpenICPSR. Submission responses to the UDC may also be delayed during this time.

Browsing by Author "Euerle, Kellan"

Now showing 1 - 1 of 1
  • Thumbnail Image
    Item
    A Compact Active Filter to Eliminate Common-Mode Voltage in SVPWM Electric Motor Drives
    (2016-06) Euerle, Kellan
    This thesis presents an active compensation device for common-mode (CM) voltage elimination in 3-phase space-vector pulse-width-modulated (SVPWM) inverters. The proposed device consists of a single-phase 2-level inverter in the form of an H-bridge which supplies a compensating voltage to the inverter via a step-up common-mode transformer tied to all 3 phases at the output. The H-bridge active filter is supplied by a low voltage bus and switched several orders of magnitude faster than the inverter switching frequency. This device takes advantage of the direct knowledge of the switching pulses sent to the inverter to predict and generate the compensating voltage. A technique is employed to subtract the low frequency harmonics from the modulation of the H-bridge which allows for the size of the common-mode transformer to be reduced significantly. Additional passive filter components are added to produce an effective compensating voltage. This thesis will review existing common-mode voltage compensation techniques and demonstrate that the proposed method is a logical choice for certain drive applications. Design considerations are included to provide understanding and guidance for hardware implementation of the device, as well as MATLAB/Simulink simulation results to demonstrate the operation of the active compensation device. Final validation is presented through experimental results from a hardware prototype.