Skip to main content
Design of a Delta-sigma fractional-N PLL frequency synthesizer at 1.43GHz
Soldner, Thomas M. (2012)
 

Title 
Design of a Delta-sigma fractional-N PLL frequency synthesizer at 1.43GHz

Author(s)

Issue Date
2012-07

Type
Thesis or Dissertation

Abstract
PLL-based frequency synthesis is a common method for developing highly stable oscillators.The need for this type of synthesizer that can operate at non-integer multiples of a reference oscillator is growing. Delta-sigma modulators used to control the division ratio in PLL-based fractional-N frequency synthesizers help to meet the growing need for synthesizers operating at non-integer multiples. A PLLbased fractional-N frequency synthesizer using a delta-sigma modulator to control the division ratio was analyzed at the system level and implemented at transistor level. The system level analysis consisted of understanding the effect of the deltasigma modulator on spurious tone reduction in the synthesizer output. Circuit blocks were then designed individually at transistor level. Results of the delta-sigma output and the overall synthesizer were then discussed. The synthesizer achieved a start-up speed of 4sec. The in-band phase noise performance was -82 dBc/Hz at 3 MHzoffset from the carrier.

Description
University of Minnesota M.S. thesis. July 2012. Major: Electrical and computer engineering. Advisor: Dr. Hua Tang. 1 computer file (PDF); v, 55 pages.

Suggested Citation
Soldner, Thomas M.. (2012). Design of a Delta-sigma fractional-N PLL frequency synthesizer at 1.43GHz. Retrieved from the University of Minnesota Digital Conservancy, http://purl.umn.edu/140682.


Content distributed via the University of Minnesota's Digital Conservancy may be subject to additional license and use restrictions applied by the depositor.