

**Common-Mode Noise Reduction in Wide Band Gap  
Device Based Motor Drives**

**A THESIS  
SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL  
OF THE UNIVERSITY OF MINNESOTA  
BY**

**Sneha Narasimhan**

**IN PARTIAL FULFILLMENT OF THE REQUIREMENTS  
FOR THE DEGREE OF  
MASTER OF SCIENCE**

**DR. NED MOHAN**

**Nov, 2015**

© Sneha Narasimhan 2015  
ALL RIGHTS RESERVED

# Acknowledgements

It is my genuine pleasure to express my sincere gratitude and thanks to my mentor and advisor, Prof. Ned Mohan for providing me with this opportunity and for his valuable guidance and support. I would also like to thank him for providing me with all the resources for successfully completing this project. Working with him was truly motivational and inspiring. I would also like to thank Prof. William Robbins and Prof. Peter Seiler for agreeing to be a part of my committee.

This work would not have been possible without Saurabh Tewari, Eric Severson and Rohit Baranwal's sincere guidance and readiness to help. I would also like to thank Santhosh, Sidharth, Ruben, Kartik, Srikant, Suvankar, Varsha for their help and support whenever I needed it. I also want to express my sincere thanks to my close friends in Minneapolis and back in India for their motivation and encouragement.

Financial support for the project from the Office of Naval Research (ONR) is acknowledged.

Finally, I would like to acknowledge with gratitude the love and support of my family - my parents, Narasimhan and Meera, my sisters Swetha and Pooja. They all kept me going and this work would not have been possible without them.

# Dedication

To my parents and all those who stood by me over the years.

## Abstract

Wide band gap (WBG) devices are the latest trend in the power electronics industry. MOSFETs built using WBG materials offer numerous benefits to power electronic circuits. The various benefits of WBG based devices are apparent at breakdown voltages  $\geq 600$  V, where Silicon IGBTs are typically used due to their combination of high breakdown voltage and low conduction losses. Compared to Silicon IGBTs, WBG MOSFETs offer faster switching rates, which reduces switching losses while also enabling significantly higher switching frequencies.

This thesis will explore the application of WBG MOSFETs to motor drives, where higher switching frequencies reduce motor losses and torque ripple and allow higher control bandwidth, thus enabling greater output frequencies needed to operate motors at higher speeds. It is well known that common-mode voltage (CMV) is generated in pulse width modulated (PWM) based drives. These voltages are responsible for bearing deterioration, shaft voltage build up and electromagnetic interference (EMI). Various software techniques like space vector modulation provide reduction in common-mode voltage. Hardware solutions like shielded cables, common-mode filters etc... also reduce common-mode currents. Hence for analyzing the effects of shaft voltage and common-mode currents, two-level voltage source inverters (VSI) utilizing Silicon Carbide (SiC) MOSFETs are constructed to operate a 1 HP induction motor. Experimental results are presented which show that the short turn-ON and turn-OFF transients as well as high switching frequencies lead to increased shaft voltage and ground currents. Elimination of ground currents is necessary to increase the lifetime of the bearings. Mitigation techniques of open-end winding drive and clamp-on ferrite chokes are evaluated in this thesis. The shaft voltage and ground currents are found to be best suppressed in an open-end winding drive utilizing clamp-on ferrites. Simulation results of loss analysis is presented for a conventional two-level VSI and dual two-level VSI to understand the thermal requirements of the Si and SiC based drives. The advantages and disadvantages of WBG based conventional two-level inverter and the various mitigation techniques are discussed.

# Contents

<b>Acknowledgements</b>	<b>i</b>
<b>Dedication</b>	<b>ii</b>
<b>Abstract</b>	<b>iii</b>
<b>List of Tables</b>	<b>vi</b>
<b>List of Figures</b>	<b>vii</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Current State of the Art . . . . .	1
1.2 Wide band gap devices . . . . .	3
1.3 Contribution of the thesis . . . . .	3
<b>2 Experimental set up and Operating points</b>	<b>7</b>
<b>3 Shaft voltage and common-mode currents in a two-level VSI</b>	<b>10</b>
3.1 Introduction . . . . .	10
3.2 Common mode voltage . . . . .	11
3.3 Shaft voltage and common-mode currents . . . . .	15
3.3.1 Effect of switching rate of the device . . . . .	16
3.4 Conclusion . . . . .	24
<b>4 Mitigation techniques of shaft voltage and common-mode currents</b>	<b>25</b>
4.1 Introduction . . . . .	25

4.1.1	Open-end winding drives . . . . .	25
4.1.2	Ferrite bead clamp-on chokes . . . . .	28
4.2	Circulating currents in a dual two-level VSI . . . . .	28
4.3	Shaft voltage and common-mode currents . . . . .	30
4.4	Elimination of common-mode currents in a two-level VSI . . . . .	32
4.5	Elimination of common-mode currents in a dual two-level VSI . . . . .	36
4.6	Conclusion . . . . .	37
<b>5</b>	<b>Comparison of Losses for a Si and SiC based Inverter</b>	<b>39</b>
5.1	Introduction . . . . .	39
5.2	Loss analysis of a Si based inverter . . . . .	40
5.2.1	Two level inverter . . . . .	40
5.2.2	Dual two-level inverter . . . . .	41
5.3	Loss analysis of a SiC based VSI . . . . .	42
5.3.1	Two level VSI . . . . .	42
5.3.2	Dual two-level VSI . . . . .	43
5.4	Comparison of Si and SiC VSI . . . . .	48
<b>6</b>	<b>Conclusion and Future Work</b>	<b>50</b>
6.1	Sources of Error . . . . .	52
6.2	Future Work . . . . .	52
<b>7</b>	<b>References</b>	<b>53</b>

# List of Tables

2.1	Operating points used for experiments. . . . .	9
3.1	Instantaneous CMV of the VSI . . . . .	12
5.1	Simulation conditions for loss analysis . . . . .	40



# List of Figures

1.1	Common-mode equivalent circuit of an AC induction motor . . . . .	4
1.2	Common-mode equivalent circuit with the motor and cable capacitances . . . . .	4
2.1	Experimental setup: Circuit diagrams . . . . .	8
2.2	Picture of the experimental setup . . . . .	8
2.3	Brush attached to the motor body . . . . .	8
3.1	Space vector diagram of a Conventional VSI . . . . .	11
3.2	Example of varying CMV in a single VSI . . . . .	13
3.3	Simulation results of CMV of a conventional VSI . . . . .	13
3.4	Hardware results of CMV of a conventional VSI . . . . .	14
3.5	Scope capture: Shaft voltage and common-mode current at <i>OP4</i> . . . . .	15
3.6	FFT: Shaft voltage and common-mode current at <i>OP4</i> . . . . .	15
3.7	FFT: Shaft voltage and common-mode current at <i>OP5</i> . . . . .	16
3.8	Scope capture: Shaft voltage and common-mode current at <i>OP6</i> . . . . .	17
3.9	FFT: Shaft voltage and common-mode current at <i>OP6</i> . . . . .	18
3.10	FFT: Shaft voltage and common-mode current at <i>OP6</i> and <i>OP6'</i> . . . . .	18
3.11	FFT: Common-mode currents at Case I and Case III . . . . .	19
3.12	Scope capture: Output voltage and ground current at <i>OP2</i> - Case I(a) . . . . .	19
3.13	Scope capture: Output voltage and ground current at <i>OP2</i> - Case I(b) . . . . .	19
3.14	Scope capture: Output voltage and ground current at <i>OP2</i> - Case III(a) . . . . .	20
3.15	Scope capture: Output voltage and ground current at <i>OP2</i> - Case III(b) . . . . .	20
3.16	Scope capture 1: Output voltage and ground current at <i>OP2</i> - Case I . . . . .	21
3.17	Scope capture 1: Output voltage and ground current at <i>OP2</i> - Case II . . . . .	22
3.18	Scope capture 1: Output voltage and ground current at <i>OP2</i> - Case III . . . . .	23
4.1	CMV glitch in dual VSI due to dead band . . . . .	27

4.2	Space vector diagram for an open-end VSI . . . . .	27
4.3	Ferrite bead choke . . . . .	29
4.4	FFT: Variation of circulating currents . . . . .	30
4.5	Scope shots of circulating currents for a dual VSI at OP1and OP2 . . . .	31
4.6	Scope shots of shaft voltage and ground current for a dual VSI at OP4 .	32
4.7	Shaft voltage and ground current for a dual VSI at OP4 . . . . .	32
4.8	Scope shots of shaft voltage and ground current for a dual VSI at OP6 .	33
4.9	Shaft voltage and ground current for a dual VSI at OP6 . . . . .	33
4.10	Snap shots of shaft voltage and ground current for a dual VSI at OP6' .	34
4.11	Shaft voltage and ground current for a dual VSI at OP6' . . . . .	34
4.12	Scope shots of shaft voltage and ground current for a dual VSI at OP5 .	34
4.13	Shaft voltage and ground current for a dual VSI at OP5 . . . . .	35
4.14	Ferrite bead clamps on a SE and OE winding drive . . . . .	35
4.15	Shaft voltage and ground currents at <i>OP6</i> SE with choke . . . . .	36
4.16	FFT: Shaft voltage and common-mode current at <i>OP6</i> SE with choke .	36
4.17	Shaft voltage and ground currents at <i>OP6</i> OE with choke . . . . .	37
4.18	FFT: Shaft voltage and ground current at <i>OP6</i> OE with choke . . . . .	37
5.1	Losses of Si based two-level VSI wrt output frequency . . . . .	41
5.2	Losses of Si based two-level VSI wrt dead time . . . . .	42
5.3	Losses of Si based two-level VSI wrt modulation index . . . . .	43
5.4	Losses of Si based dual two-level VSI wrt output frequency . . . . .	44
5.5	Losses of Si based dual two-level VSI wrt deadtime . . . . .	44
5.6	Losses of Si based dual two-level VSI wrt modulation index . . . . .	45
5.7	Losses of SiC based two-level VSI wrt output frequency . . . . .	45
5.8	Losses of SiC based two-level VSI wrt dead time . . . . .	46
5.9	Losses of SiC based two-level VSI wrt modulation index . . . . .	46
5.10	Losses of SiC based dual two-level VSI wrt output frequency . . . . .	47
5.11	Losses of SiC based dual two-level VSI wrt deadtime . . . . .	47
5.12	Losses of SiC based dual two-level VSI wrt modulation index . . . . .	48
5.13	Losses comparison plots at $1\mu\text{s}$ dead time . . . . .	49
5.14	Losses comparison plots at $2\mu\text{s}$ dead time . . . . .	49

# Chapter 1

## Introduction

### 1.1 Current State of the Art

Pulse width modulated inverters have enabled highly efficient and easy control of adjustable field drives. These PWM based ac drives coupled with the parasitic capacitances is a major cause for electro magnetic interference (EMI), shaft voltage build up and high frequency ground currents [1–9]. The shaft voltage can result in sparks due to discharge events, which pose a major risk in combustible environment [7, 10]. Ground currents, which include bearing currents, is also responsible for premature bearing failures in motor based applications [1–9]. The stator frame is typically grounded and the DC power rails of the VSI are coupled to ground, forming a potential conduction path for common-mode currents to flow (Fig. 1.2(a)). Literature says that eighty percent of motor failures are caused due to bearing damage [11]. The shaft of the machine is supported via ball bearings. The bearings are present between the inner and outer races using grease which have an insulating effect. The charge accumulates on the rotor until the dielectric capability of the grease is reached. A resistive path is formed when the shaft voltage exceeds the lubricant’s breakdown voltage. This results in a localized spike of high current density through the bearings which is called electrical discharge machining (EDM). The after effects of the EDM phenomena is pitting and fluting in the bearings [12]. The cause of the above mentioned effects is the switching common mode voltage that appears across the motor terminals which interact with the parasitics of the machine. The degree to which EDM currents are a problem depends upon 1) the

machine design: the lubricants dielectric strength and film thickness determining the breakdown voltage; and 2) the common-mode voltage output of the inverter coupling to the shaft through the machine capacitances, determining the magnitude of shaft voltage. A voltage source inverter (VSI) generates pulses with high  $dV/dt$  during switching transitions. The level of  $dV/dt$  produced by each switching device ranges from  $5kV/\mu s$  to  $15kV/\mu s$  and is solely responsible for charge and discharge of impulse currents [13]. High frequency oscillations as a result of parasitic resonance can reach 50-300 kHz [14]. Capacitive coupling paths exist between the stator windings and the rotor body, the rotor body and the grounded stator frame and finally between the stator windings and the grounded stator frame [3, 6, 15]. The common-mode equivalent circuit of an AC induction motor is shown in Fig. 1.1. It is seen that the circuit consists of LC branches. At the resonant frequencies of these LC networks, the inverter would see little impedance resulting in a high common-mode current, were the common-mode voltage will consist of components at frequencies close to the resonant frequency. The high  $dV/dt$  leads to long cable reflective wave phenomena [14]. The voltage distortion in the machine is caused due to the non-linear characteristics of the device such as dead-time, voltage drop across the device. The voltage stresses caused due to CMV on the motor windings that can cause premature insulation breakdown leading to winding short circuit and inter-turn faults [13]. CMV also leads to EMI noise ranging from 535 kHz - 1.7 MHz. Because the occurrence of EDM currents depends on the instantaneous lubricant thickness and the shaft voltage, they occur at seemingly random intervals, unlike the capacitive common-mode currents which occur during the common-mode voltage transitions. Therefore, to evaluate the degree to which common-mode EMI is a problem, this thesis considers both, shaft voltage and conducted ground currents. To improve the life of the motor it is important to minimize these effects of common-mode noise. Various techniques have been suggested to minimize/eliminate common-mode currents in inverters. Earliest of the solutions being, shaft grounding brushes [7] or insulating either one of the bearings or both the bearings [1]. Other hardware methods include passive and active common-mode filters [9], snubber circuits etc. These techniques increase hardware complexity and compromise the dynamic response of the system. Reference [16] suggests an effective choke design that reduces the ground currents and dampens the long cable reflections. To minimize the hardware complexity various software solutions have been introduced.

Earliest of the techniques described consists of compensation technique based on the average value theory [17]. New dead time compensation techniques for voltage-fed PWM inverters have been suggested in [17], [18]. More advanced software solutions include varying modulation techniques in multilevel inverters [19] to balance the neutral voltage. The main drawback of this technique would be under-utilization of the DC bus due to lower modulation range [20].

## 1.2 Wide band gap devices

Wide band gap (WBG) based devices; such as Silicon carbide (SiC) and Gallium Nitride (GaN); are one of the latest trends in the field of power electronics. They offer superior properties such as 1) high critical electric fields, which enables devices to have high doping concentration and thinner blocking voltages, resulting in lower on state resistance 2) wider energy band gap, results in lower leakage currents and high operating temperatures 3) high electronic saturation voltage which leads to high switching speeds, and 4) high thermal conductivity which allows operation at high power densities, compared to conventional devices [21–23]. SiC and GaN devices are commercially available in the market by various manufacturers [24–26]. SiC inverter modules are also available in the market by manufacturers, e.g. General Electric. Literature shows the use of SiC based devices for high frequency and high temperature applications. Reference [27] suggests design and fabrication of an SiC inverter for aircraft applications. A new space vector modulation technique for high switching frequency control for three-level SiC inverters is suggested in [28].

## 1.3 Contribution of the thesis

Previously, Silicon based IGBT's were extensively used by designers for applications when the DC bus voltage exceeded 600 V. Si IGBT relatively operate at slower switching speeds to obtain lower conduction losses. At relatively similar ON-state voltage drop WBG based devices operate at higher switching frequencies. The increase in switching speeds reduces harmonic losses and torque ripple in the machine. Higher switching frequencies also allows higher bandwidth control of power electronic inverters that results




Figure 1.1: Common-mode equivalent circuit of an AC induction motor [3]

in higher output fundamental frequencies for high speed machines e.g. [29] and higher pole-count machines. High speed operation and larger number of poles, improve the motor power density [30].

To obtain maximum benefits of WBG based devices it needs to be operated at high switching speeds and faster switching rates. This device characteristic leads to high  $dv/dt$  which is harmful for motor drives and lead to excessive bearing damage in a conventional two-level VSI. This thesis explores the effect of using WBG based devices for motor drive applications. Since the occurrence of EDM currents depends on the magnitude of the shaft voltage and the instantaneous lubricant thickness, they occur at random intervals, unlike the capacitive common-mode currents which occur




Figure 1.2: Common-mode equivalent circuit with the motor and cable capacitances

during common-mode voltage transitions. Therefore, to evaluate the degree to which common-mode EMI is a problem, this thesis considers both shaft voltage and conducted ground currents. Mitigation techniques to minimize/eliminate ground currents have been suggested using open-end winding configuration and ferrite bead chokes. Open-end winding drives provide certain advantages like higher modulation index and net zero common mode voltages at the cost of higher number of switches and associated losses [20, 31]. Few applications have the inverters connected to a common DC source and few with an isolated DC source [32]. Some drive configurations with open end windings for medium and high power applications have been suggested [33, 34]. Many multilevel inverter topologies have been proposed for the open drive applications [35]. Fig. 1.2(a) shows the cable and motor capacitances of an open-end winding drive and the path of the common-mode currents when the negative rail of the DC bus is connected to the ground. Reference [36] proposes that another issue that still persists in open-end winding drives is the phenomenon of EDM currents which can be eliminated using hybrid PWM techniques. A major issue with this configuration is the presence of circulating currents due to dead times and voltage drops in devices [34]. This thesis also discusses about how dead time to switching time ( $T_d/T_s$ ) ratio and the output frequency effect the magnitude of circulating currents. It also shows how increase in dead time at a given switching frequency change the magnitude of common-mode currents. For further mitigation of common-mode noise, ferrite bead chokes are cost effective solutions. These are clamp on chokes that minimize the high frequency ground currents with less hardware complexity.

This thesis is organized in the following manner:

- Chapter 1 provides an introduction to the thesis.
- Chapter 2 briefly explains about the hardware experimental setup and the various operating points results are provided.
- Chapter 3 discusses the effect of WBG based devices on shaft voltage and ground current when a conventional two-level VSI is operated with a motor load.
- Chapter 4 studies and discusses the various mitigation techniques to eliminate shaft voltage and ground currents while operating with a motor load.

- Chapter 5 shows a comparison study of losses using Si based IGBT and SiC based MOSFET's for a conventional two-level and dual two-level inverter.
- Chapter 6 presents a final discussion of using WBG-based devices for motor based applications and presents the future work.

**Note: Parts of this thesis is reproduced from the author's upcoming publication and copyright is held by IEEE.**



## Chapter 2

# Experimental set up and Operating points

The experimental setup consists of SiC Power MOSFET-based half-bridge circuits and a 1 hp AC induction motor (ACIM). Three half-bridge ‘phase legs’ are mounted on a set of DC rails to form the voltage source inverter (VSI). Two identical VSIs are used to realize the dual VSI open-end winding drive. The ACIM is modified such that it can be used either as a wye-connected, or as an open-end winding machine. The ACIM is coupled to a 1 hp DC motor that serves as a mechanical load. The MOSFET SCH2080KE (ROHM Semiconductor) is used to build the phase legs. A detailed description about the phase leg circuit design can be found in [23]. The circuit diagrams of the drive configurations and a photograph of the experimental setup are shown in Fig. 2.1 and Fig. 2.2 respectively. The operating points used for the results included in this thesis are shown in Table 2.1.

Symmetric SVPWM [37] is used to drive the machine in the wye-connected configuration (Fig. 2.1(a)). The open-end winding configuration of Fig. 2.1(b) uses carrier-based PWM for dual-VSI open-end winding drives [38] and is explained in detail in Chapter.4.

The shaft voltage is measured using a non-isolated probe and a brush that is electrically isolated from the motor body (Fig. 2.3). A grounding braid connects the motor body to the DC bus negative rail which is also connected to the earth ground. The




Figure 2.1: Experimental setup: Circuit diagrams




Figure 2.2: Picture of the setup showing VSI's and ACIM coupled to the DC motor load




Figure 2.3: Picture of the setup showing the brush isolated from the motor body

	Switching frequency $f_{sw}$	Dead-time $t_d$	Output fundamental $f_{out}$	Output voltage $V_{out}$
OP1	5 kHz	2 $\mu s$	15 Hz	45 V (ll, rms)
OP2	5 kHz	2 $\mu s$	30 Hz	90 V (ll, rms)
OP3	20 kHz	1 $\mu s$	15 Hz	45 V (ll, rms)
OP4	20 kHz	1 $\mu s$	30 Hz	90 V (ll, rms)
OP5	100 kHz	100 ns	15 Hz	45 V (ll, rms)
OP6	100 kHz	100 ns	30 Hz	90 V (ll, rms)
OP6'	100 kHz	500 ns	30 Hz	90 V (ll, rms)

Table 2.1: Operating points used for experiments.

motor set is otherwise isolated from the earth ground. A low-bandwidth voltage differential probe is used for common mode voltage measurements. A high-bandwidth current probe from Pearson (400 Hz – 200 MHz) is employed to measure the high-frequency common-mode current entering the motor terminals. Another current probe from Pearson suitable for lower frequencies (1 Hz – 20 MHz) is used to measure any circulating currents [34] that may flow in the open-end winding configuration.

The output of the high-bandwidth current probe is the total common-mode current. For a conventional VSI drive, this current is  $\sum i_{CM} = i_A + i_B + i_C$  where  $A, B, C$  are the load terminals. For an open-end winding drive, this current is  $\sum i_{CM} = i_{A_1} + i_{B_1} + i_{C_1} + i_{A_2} + i_{B_2} + i_{C_2}$  where the load terminals  $A_1, \dots$  are marked in Fig. 2.1(b).

In both configurations, the current  $\sum i_{CM}$  must flow through the grounding braid, into the earth ground. Therefore  $\sum i_{CM}$  is synonymous with the ground current. Circulating currents in an open-end winding drive is the current flowing through a single inverter,  $\sum i_{CC} = i_{A_1} + i_{B_1} + i_{C_1}$  where the load terminals  $A_1, B_1, C_1$  are from the first inverter. To distinguish the measurements made with the high-bandwidth probe and the lower bandwidth probe in the open-end winding drive, identifiers HF and LF have been used.

For the elimination of common-mode currents a ferrite bead choke has been used. For a conventional two-level inverter, the chokes are clamped around all three output phases of the inverter. On the other hand, for an dual two-level open end winding drive the ferrite chokes needs to be clamped on the output of both sides of the inverter.

## Chapter 3

# Shaft voltage and common-mode currents in a two-level VSI

### 3.1 Introduction

Two-level VSI is one of the most widely used topology for various industrial applications. VSIs are classified into various categories: Pulse width modulated inverters, Square wave inverters and Single phase inverters with voltage cancellation. The various PWM techniques are Sine PWM, Space vector PWM etc are used as a modulation strategy for operation of the inverter. Conventional SVPWM technique is employed as a switching strategy for the single phase inverter [39].

The space vector diagram comprises of six active vectors ( $V_1 - V_6$ ), and two zero vectors ( $V_0, V_7$ ) as shown in Fig. 3.1 . The vectors and each sector are displaced by  $60^\circ$  from one another. The switching states of a switch  $S_x(x = A, B, C)$  is defined as  $S_x = 1$  when the switch is ON and  $S_x = 0$  when the switch is OFF. At any given instance only one switch should be ON in each leg and therefore the switching states of the lower leg is complimentary to the upper leg ( $\bar{S}_x$ ). In Fig. 3.1 the space vectors have their defined switching states shown. For e.g.  $V_1 = (1\ 0\ 0)$  defines  $S_A = 1$  implying the upper leg of phase A is switched ON and is connected to positive pole of  $V_{DC}$  and  $S_B = 0, S_C = 0$  meaning the upper leg of phase A is switched OFF and is connected to negative pole of  $V_{DC}$  which is  $GND$  . The reference voltage is generated with two active vectors and one zero vector belonging to each sector. If the duty ratios for the voltage vectors  $V_1$ ,

$V_2$  and  $V_z$  are  $dV_1$ ,  $dV_2$  and  $dV_z$  respectively, solutions to these duty ratios is shown in (3.2) which is obtained by solving (3.1). Here  $m_V = V_o/V_{DC}$  is the modulation index of the VSI,  $\alpha$  is the angle the reference voltage makes with the first vector,  $V_o$  is the peak output voltage that is synthesized and  $V_{DC}$  is the average DC-link voltage. The maximum modulation index achieved in a conventional VSI is  $m_V = 1/\sqrt{3}$ . Hence the maximum output voltage generated using space vectors is  $m_V * V_{DC}$ .




Figure 3.1: Space vector diagram of a Conventional VSI

$$\begin{aligned}
 dV_1 \times \bar{V}_1 + dV_2 \times \bar{V}_2 + dV_z \times 0 &= \bar{V}_o \\
 dV_1 + dV_2 + dV_z &= 1
 \end{aligned} \tag{3.1}$$

$$\begin{aligned}
 dV_1 &= \sqrt{3}m_V \sin\left(\frac{\pi}{3} - \alpha\right) \\
 dV_2 &= \sqrt{3}m_V \sin\alpha \\
 dV_z &= 1 - dV_1 - dV_2
 \end{aligned} \tag{3.2}$$

### 3.2 Common mode voltage

The CMV of a VSI depends on its switching states and the magnitude of  $V_{DC}$  and is given as 3.3, where  $v_{AN}$ ,  $v_{BN}$  and  $v_{CN}$  are the output phase voltages. For example, the output phase voltages when space vector  $V_1 = (1,0,0)$  is applied is given in 3.4 and the CMV is calculated as 3.5. The CMV of the space vectors are consolidated and presented

in Table.3.1.

$$V_{CM(VSI)} = \frac{1}{3}(v_{AN} + v_{BN} + v_{CN}) \quad (3.3)$$

For active voltage vector  $V_1$ ,

$$\begin{aligned} V_{AN} &= S_A \times v_{dc} = v_{dc} \\ V_{BN} &= S_B \times v_{dc} = 0 \\ V_{CN} &= S_C \times v_{dc} = 0 \end{aligned} \quad (3.4)$$

The CMV is calculated as,

$$\begin{aligned} V_{CM(VSI)} &= \frac{1}{3}(S_A v_{dc} + S_B v_{dc} + S_C v_{dc}) \\ &= \frac{1}{3}(v_{dc}) \end{aligned} \quad (3.5)$$

Table 3.1: Instantaneous CMV of the VSI

Voltage space vector	$S_A, S_B, S_C$	$V_{CM(VSI)}$
$V_0$	0, 0, 0	0
$V_1$	1, 0, 0	$v_{dc}/3$
$V_2$	1, 1, 0	$2v_{dc}/3$
$V_3$	0, 1, 0	$v_{dc}/3$
$V_4$	0, 1, 1	$2v_{dc}/3$
$V_5$	0, 0, 1	$v_{dc}/3$
$V_6$	1, 0, 1	$2v_{dc}/3$
$V_7$	1, 1, 1	$v_{dc}$

CMV of a conventional two-level VSI at any given output frequency consists of third harmonic components and high frequency components which is a multiple of switching frequency. The triplen harmonics are necessary to improve the DC bus utilization. The two-level VSI is operated at 15Hz and 30Hz. The hardware results of the CMV when a conventional two-level VSI is operated at 15Hz and 30Hz is shown in Fig. 3.4. It is noted that the higher order harmonics increases at higher switching frequencies. The simulation results of a conventional VSI is shown which complies with the hardware




Figure 3.2: An example of varying CMV in a single VSI over a switching period

results and indicates the presence of  $\omega$  frequency third harmonic component and higher order switching harmonics. It is to be noted that the simulation results of CMV are observed using an RL load and the device characteristics and parasitics of motor load are not considered. The probe used for measurements of CMV is a low frequency probe and hence the high frequency component measurements can have discrepancies. An example of the common mode voltage applied over one switching interval is shown in Fig. 3.2. The rate of change of the common mode voltage is determined by the speed at which the devices turn-ON and turn-OFF.






Figure 3.3: Simulation: Common mode voltage of a conventional VSI at 15 Hz and 30 Hz



(a) Operation at 15 Hz



(b) Operation at 30 Hz

Figure 3.4: Hardware: Common mode voltage of a conventional VSI at 15 Hz and 30 Hz






Figure 3.5: Experimental results of shaft voltage and common-mode currents at *OP4*

### 3.3 Shaft voltage and common-mode currents

The magnitude of common-mode currents is larger at *OP6* (Fig. 3.6(b) and 3.9(b)) which is consistent with the literature: higher PWM frequencies will exacerbate the effects of the inevitable common-mode voltage generated by a typical PWM VSI drive.




Figure 3.6: Shaft voltage and common-mode current FFT's of a conventional two-level VSI at *OP4*




Figure 3.7: Shaft voltage and common-mode current FFT's of a conventional two-level VSI at *OP5*

Since the motor is operated using V/f control there is slight variation in the common mode voltage and hence not a significant change in ground currents and shaft voltage (Fig. 3.7 and 3.9). It is observed that the variation of dead time at a given switching frequency does not bring a significant change in the magnitudes of shaft voltage and ground currents as shown in Fig. 3.10. (Note: The sampling rate of the measurements are higher to observe a higher range of frequencies). This is because the primary cause of common-mode currents is due to the fast changing common-mode voltages of the intentionally applied space vectors, and not due to the unintentional space vectors applied during the dead-time interval.

### 3.3.1 Effect of switching rate of the device

WBG based devices have an ability to switch at higher speeds and lower dead times. This section explores the disadvantages of operating a device at faster switching speeds.

This effect of increased  $dv/dt$  or  $di/dt$  in WBG based device is demonstrated in a conventional two-level VSI by operating the VSI at *OP2* and observing the output voltage of phase A and common-mode currents under the following conditions:

- Case I : Gate resistance  $R_G = 5.11\Omega$  and no external capacitance across the gate
- Case II : Gate resistance  $R_G = 33\Omega$  and no external capacitance across the gate

- Case III : Gate resistance  $R_G = 33\Omega$  and  $C_{GS} = 10\text{nF}$

The three cases are chosen to observe how a SiC based conventional two-level VSI vary the magnitude of common-mode currents when it is switched at slow and fast rates. Increasing the capacitance across the gate results in slower charge and discharge rate of the gate during turn ON and turn OFF respectively.

It is clearly observed that the reduced gate resistance has a higher  $di/dt$  when compared to a larger gate resistance (Fig.3.12 , Fig. 3.13 , Fig. 3.14 and Fig.3.15). Case III can be compared to a Si device which has slower switching rates and hence reduced common-mode currents when compared to WBG based devices with faster switching speeds as shown in Case I. The FFT's of the common-mode currents (Fig. 3.11) clearly shows the increase in high frequency common-mode currents, with smaller gate resistances.

The increase in switching rates with reduced gate resistances is observed in another scope and the results are consistent. (Fig. 3.16, Fig. 3.17 and Fig. 3.18).




Figure 3.8: Experimental results of shaft voltage and common-mode currents at *OP6*




Figure 3.9: Shaft voltage and common-mode current FFT's of a conventional two-level VSI at  $OP6$




Figure 3.10: Comparison of shaft voltage and common mode current FFT's of a conventional two-level VSI at  $OP6$  and  $OP6'$




Figure 3.11: Common-mode currents at  $OP2$  to be observed at Case I and Case III




Figure 3.12: Scope snap shots of output voltage and common mode currents at  $OP2$  - Case I to measure  $\Delta t$




Figure 3.13: Scope snap shots of output voltage and common mode currents at  $OP2$  - Case I to measure  $\Delta i$




Figure 3.14: Scope snap shots of output voltage and common mode currents at *OP2* - Case III to measure  $\Delta t$




Figure 3.15: Scope snap shots of output voltage and common-mode currents at *OP2* - Case III to measure  $\Delta i$





(a) The peak to peak magnitude of common-mode currents ( $\Delta i$ )(b) Measurement of  $\Delta t$ 

Figure 3.16: Scope snap shots of output voltage and common-mode currents at  $OP2$  - Case I to measure  $\Delta t$  and  $\Delta i$




(a)




(b)

Figure 3.17: Scope snap shots of output voltage and common-mode currents at *OP2* - Case II to measure  $\Delta t$  and  $\Delta i$





(a)



(b)

Figure 3.18: Scope snap shots of output voltage and common-mode currents at *OP2* - Case III to measure  $\Delta t$  and  $\Delta i$

### 3.4 Conclusion

Common-mode noise reduction is necessary for increased life of motor drives. WBG based devices exacerbate the effects of common-mode voltage to a large extent. The reduction in common-mode currents should not be the reason to operate a WBG based inverter at lower switching frequencies and longer dead-time intervals. This does not provide us with the expected performance. Therefore, to fully exploit the attributes offered by the wide band gap devices and utilize the advantages discussed in Chapter 1, the switching frequency needs to be increased. The next chapter focuses on the various mitigation techniques for reducing the effects of shaft voltage and common-mode currents for WBG based motor drive systems.

## Chapter 4

# Mitigation techniques of shaft voltage and common-mode currents

### 4.1 Introduction

Various hardware and software based mitigation techniques have been used for common-mode voltage reduction/elimination. This thesis focuses on using the two approaches for common-mode current reduction: 1) the use of dual VSIs with an open-end winding motor to nearly eliminate switching common-mode voltages; and 2) the use of common-mode impedance to suppress currents from flowing in response to the common-mode voltage.

#### 4.1.1 Open-end winding drives

Open-end winding machines have been used in various drive applications. It offers certain advantages over conventional drives, the main being reduction of common-mode voltage across the drive while obtaining a good modulation index ( $m_v = 1$ ). These advantages are obtained at the cost of increased number of switches thereby increasing the switching and conduction losses [34]. Hence, the open-end topology is an alternative to the more complex multilevel inverters. An optimal switching strategy to minimize

torque ripple using direct torque control is discussed in [40]. In [32] a zero sequence elimination technique has been suggested for a dual-two-level inverter using a single DC link voltage. This technique does not eliminate CMV. In [20] a space vector technique has been presented for an open-end dual two-level VSI to eliminate CMV. A space vector technique for an induction motor with dual windings is presented in [31].

In a dual two-level inverter it consists of two inverters namely positive-end and negative-end inverters. These inverters are connected to a common DC link. Each inverter has six active vectors and two zero vectors. The space vector of the positive and negative end inverter is shown in Fig. 4.2. The space vectors of the negative end inverter is rotated by  $180^\circ$ . The output voltage of each inverter is shown in 4.1. The common mode voltage of the positive and negative inverter is shown in 4.2. There are two voltages associated with an open-end drive : differential and common mode voltage given in 4.3. When space vectors  $V_1, V_3, V_5, V_{1'}, V_{3'}$  and  $V_{5'}$  is applied to the inverter the CMV is  $V_{dc}/3$  and when space vectors  $V_2, V_4, V_6, V_{2'}, V_{4'}$  and  $V_{6'}$  is applied to the inverter the CMV is  $2V_{dc}/3$ . The space vectors used for an open-end drive for the positive and negative end inverter is such that the  $V_{diff} = 0$ . When space vectors  $V_1, V_3, V_5, V_{1'}, V_{3'}$  and  $V_{5'}$  are used we obtain reduced common-mode voltage and hence these vectors are used for the space vector technique of the open-end inverter.

$$\begin{aligned} V_{o1} &= V_{A1N} + V_{B1N}e^{j2\pi/3} + V_{C1N}e^{-j2\pi/3} \\ V_{o2} &= -(V_{A2N} + V_{B2N}e^{j2\pi/3} + V_{C2N}e^{-j2\pi/3}) \end{aligned} \quad (4.1)$$

$$\begin{aligned} V_{com1} &= \frac{1}{3}(v_{A1N} + v_{B1N} + v_{C1N}) \\ V_{com2} &= \frac{1}{3}(v_{A2N} + v_{B2N} + v_{C2N}) \end{aligned} \quad (4.2)$$

$$\begin{aligned} V_{diff} &= V_{com1} - V_{com2} \\ V_{com} &= \frac{1}{2}(V_{com1} + V_{com2}) \end{aligned} \quad (4.3)$$

The resultant voltage obtained from the positive and negative end inverter is given




Figure 4.1: CMV glitch in dual VSI due to dead band

by equation 4.4. The resultant space vector diagram is shown in Fig. 4.2. There is a total of 6 sectors and the magnitude of the resultant space vectors is  $\sqrt{3}V_{DC}$ . At any given sector, only one inverter is fed 2 active vectors and a zero vector while the other inverter has only one active vector applied. For example in sector 1, the positive end inverter has only one active vector applied  $V_1 = (1, 0, 0)$  and the negative end inverter switches with active vectors  $V_{3'}$ ,  $V_{5'}$  and zero vectors. A carrier based algorithm of the switching strategy is described in [38].

$$\begin{aligned}
 V_o &= V_{o1} + V_{o2} \\
 &= (V_{AA'} + V_{BB'}e^{j2\pi/3} + V_{CC'}e^{-j2\pi/3}) \tag{4.4}
 \end{aligned}$$




Figure 4.2: Space vector diagram for an open-end VSI (a) Positive-end inverter, (b) Negative-end inverter, (c) Resultant space vector

### 4.1.2 Ferrite bead clamp-on chokes

The elimination of common-mode currents at higher switching frequencies can be done using ferrite clamp chokes. These chokes along with dual two-level VSI nearly eliminates the common-mode currents and is discussed in detail in the following sections. Common-mode currents are the currents that flow through different conductors and do not cancel out each other while the differential mode signals flow in the opposite direction as shown in Fig.4.3(a). The ferrite bead choke can be represented as a circuit of a series resistive and an inductive component. The inductive component has some parasitic capacitances and resistances. At lower frequencies, the ferrite bead acts as an inductive element and rejects common-mode currents due to its inductive reactance. As frequency increases, the impedance becomes more resistive and the bead absorbs the currents, dissipating them as heat. The ferrite bead consists of three regions : inductive, resistive and capacitive. To effectively use the ferrite bead choke, it must be operated in the resistive region. The ferrite bead choke is connected to the circuit in series with the noise source and load (Fig.4.3(c)). For effective performance of the ferrite beads for high frequency common-mode elimination, the number of bead should be more than 1 and be placed close to each other [41]. This would increase the impedance in the network and eliminate common-mode noise. These cokes can be in the form of a clamp-on ferrite that encircles the connecting cable of all three phases or a continuous core upon which the three phase wires will be wound. These chokes are effective for high frequency components and hence could be effectively used for inverters utilizing WBG devices.

## 4.2 Circulating currents in a dual two-level VSI

One of the issues with a dual two-level VSI is the presence of circulating currents. Circulating currents occurs in an dual two-level VSI due to the presence of  $V_{\text{diff}}$ . The presence of  $V_{\text{diff}}$  is because of the presence of device drops and dead times provided to avoid short circuiting the DC bus [34]. During the dead-time intervals, the output space vectors at the motor terminals are not necessarily the vectors intended by the modulation; the output vectors are instead determined by the motor currents direction and the freewheeling diodes that carry these currents during the dead-time. Hence these lead to differential common-mode voltage which in-turn produce low frequency current




Figure 4.3: Ferrite bead choke

components that increase the losses in the drive. The magnitude of circulating currents decrease the following ways:

- decreasing the ratio of dead time to the switching time  $t_d/T_s$
- increasing the output frequency.

It is observed from Fig. 4.5(a) and Fig.4.5(b) that the magnitude of low frequency circulating currents reduce with the increase in output frequency. When Fig. 4.5(b) is compared with Fig. 4.6 it is seen that the magnitude of low frequency circulating currents increases at OP4. This is because the  $T_d/T_s$  ratio is higher at OP4 than OP2. At higher switching frequencies of OP6 the trend of low frequency common-mode currents do not show a significant variation with decrease in dead time (Fig. 4.4(b) and 4.4(c)) and also at lower output frequencies the third harmonic magnitude shows a decrease. It is also observed that the magnitude of the output frequency component at  $15Hz$  is more than what is observed at  $30Hz$  as shown in Fig. 4.4(a) and 4.4(b). The ferrite bead chokes do not eliminate any low frequency components is proved (Fig.4.4(d)). These





Figure 4.4: Circulating current FFT's of a dual two-level VSI open-end winding drive at (a)  $OP5$  , (b)  $OP6$ , (c)  $OP6'$  and (d)  $OP6$  with choke

trends in circulating currents could be due to higher switching frequencies and smaller dead times and needs to be further investigated.


### 4.3 Shaft voltage and common-mode currents

As there is a reduction in common-mode voltage using dual two-level VSI, the magnitude of shaft voltage and high frequency common-mode currents significantly reduce (Fig. 4.9 and Fig. 4.11). It is also observed that as the dead time increases, at a given switching frequency, the magnitude of shaft voltage and high frequency common-mode currents increases (Fig. 4.13). This is because as dead time increases the common-mode voltage appearing across the inverter's output increases. As mentioned in the previous





(a) Circulating currents at OP1



(b) Circulating currents at OP2

Figure 4.5: Scope shots of circulating currents of a dual VSI open-end winding drive at OP1 and OP2

section common-mode voltage is the major cause for shaft voltage and common-mode currents. Hence this shows the dependence of dead times in the magnitude of shaft voltage and ground currents in an dual two-level VSI and shows the advantageous of being able to go to small dead-times.

Magnitude of shaft voltage and ground currents does not show a significant variation with decrease in the output frequency as shown in Fig. 4.13. This is because the voltage across the terminals remains the same irrespective of the frequency as V/f control is employed.




Figure 4.6: Scope shots of shaft voltage and ground current of an dual VSI open-end winding drive at OP4

#### 4.4 Elimination of common-mode currents in a two-level VSI

The ferrite bead choke is clamped on to all the three output phases of the VSI as shown in Fig.4.14(a). For improved performance of the choke, 4 ferrite bead clamps are used in series. This diagram shows the common-mode choke acts as a common-mode transformer with a dissipative secondary. The secondary of the transformer consists of a RL branch that appears in series to the equivalent common-mode circuit. It is




Figure 4.7: Shaft voltage and ground current for a dual VSI at OP4




Figure 4.8: Scope shots of shaft voltage and common-mode current of a dual VSI open-end winding drive at OP6




Figure 4.9: Shaft voltage and ground current for a dual VSI at OP6





Figure 4.10: Scope shots of shaft voltage and common-mode current of a dual VSI open-end winding drive at OP6/



(a) Shaft voltage spectrum at OP6/

(b)  $\sum i_{CM}$  (HF) spectrum at OP6/

Figure 4.11: Shaft voltage and ground current for a dual VSI at OP6/




Figure 4.12: Scope shots of shaft voltage and common-mode current of a dual VSI open-end winding drive at OP5




Figure 4.13: Shaft voltage and ground current for a dual VSI at OP5




Figure 4.14: Experimental setup : Ferrite bead clamp connected to a conventional two-level VSI ((a)) and dual two-level VSI ((b))

clearly observed that the high frequency components are not nearly eliminated (Fig. 4.16(b)). Hence, a solution to eliminate the high frequency ground currents and to avoid further spurious effects of common-mode voltage is to use an dual two-level VSI open-end winding drive with the ferrite bead clamps which is further discussed in the next section.




Figure 4.15: Scope snapshot: Shaft voltage and common-mode current FFT's of a conventional VSI at *OP6* with ferrite clamp chokes.




Figure 4.16: Experimental setup : Shaft voltage and common-mode current FFT's of a conventional VSI at *OP6* with ferrite clamp chokes.

## 4.5 Elimination of common-mode currents in a dual two-level VSI

The ferrite bead clamp chokes needs to be connected to both ends of inverter for cancellation of common-mode noise (Fig.4.14(b)). If not, we can observe the common-mode current contribution from a single inverter. Even though the magnitudes of shaft voltage and high frequency common-mode currents have significantly decreased using dual two-level open-end winding drive, it can be further eliminated using ferrite bead clamps




Figure 4.17: Scope snapshot: Shaft voltage and common mode current FFT's of a dual two-level open-end winding drive at *OP6* with ferrite clamp chokes.




Figure 4.18: Experimental setup : Shaft voltage and common-mode current FFT's of a dual two-level open-end winding drive at *OP6* with choke

(Fig. 4.18(b)). It is also noted that the reduction in the magnitudes of common-mode currents in a conventional two-level VSI using ferrite bead clamps was not as significant when used with a dual two-level VSI (Fig.4.16(b)).

## 4.6 Conclusion

Near elimination of common-mode currents is achieved when a dual two-level VSI open-end winding drive is combined with ferrite bead clamps. It is observed that reducing

dead times helps us minimize the common-mode currents at higher switching frequencies. The next section discusses about losses of a conventional two-level and dual two-level VSI using Si and SiC switches.



## Chapter 5

# Comparison of Losses for a Si and SiC based Inverter

### 5.1 Introduction

For the past two decades there has been significant research on SiC MOSFETs based on 6H-SiC and 4H-SiC, for high voltage high frequency converter applications due to higher efficiency and high speed operation. Motor drive applications in high voltage electric vehicles have a voltage range from 300 V and 750 V [42]. To achieve high blocking voltage in Si MOSFETs, its n region must be lightly doped which results in higher ON-state resistance and limits the voltages below 300 V. On the other hand, Si IGBTs can be operated at 1200 V due to injection of electrons into the lightly doped n-region and reducing the forward voltage. IGBT's are optimal for high voltage and high power applications but operates at lower switching frequencies. Some drawbacks of using IGBT is the removal of accumulated charge in the drift region during reverse recovery [43]. This leads to high tail current which increases the turn-ON and turn-OFF losses. Another drawback is the positive temperature coefficient in IGBTs which makes it difficult to parallel [44]. SiC MOSFETs have negative thermal coefficient; which avoids thermal run-away; and no tail current [43].

This chapter focuses on comparing the conduction and switching losses of a conventional two-level VSI and dual two-level VSI using a Si IGBT [45] and SiC MOSFET [46]. The conduction and switching losses have been analyzed for different system conditions

Switching frequency	5 kHz , 20 kHz , 100 kHz
Output frequency	30 Hz , 60 Hz
Dead time	$2 \mu s$ , $1 \mu s$ , 500 ns, 100 ns
Modulation index	0.25 , 0.51 , 0.9

Table 5.1: Simulation conditions for loss analysis

as stated in Table. 5.1. Due to the characteristics of the Si IGBT the switching frequency is limited to 20 kHz and dead time to  $1 \mu s$ . The inverter is operated at a DC bus voltage of 200 V and the load connected to the inverter is a R-L load ( $R = 10 \Omega$  and  $L = 46 mH$ ). The losses are analyzed with respect to the switching frequency, output frequency and dead time. The loss analysis is done using the thermal modeling tool in PLECS. The assumptions made during the thermal modeling are as follows:

- The switch voltage is linearly proportional to the switching loss.
- The junction temperature is independent of switching loss.
- The diode losses of a SiC device is negligible.

In addition to these assumptions the effect of gate resistance and the gate driver losses have not been taken into account and the effect of output capacitance  $C_{oss}$  is not considered for loss calculations. The Cauer network for the thermal modeling of the heat sink in Plexim is subjected to inaccuracies.

## 5.2 Loss analysis of a Si based inverter

### 5.2.1 Two level inverter

The variation of conduction losses with respect to output frequency and dead time does not show a significant variation with its increase as shown in Fig.5.1(a) and Fig. 5.2(a) respectively. It is also noticed that the switching losses decreases with the decrease in the output frequency ( Fig. 5.1(b)). This is because as the output frequency increases the load current decreases. The switching losses with respect to dead time does not show a variation with change in the dead time (Fig. 5.2(b)). As the modulation index




Figure 5.1: Conduction and switching losses of a Si based two-level VSI with respect to output frequency at  $m = 0.51$  and dead time of  $2\mu s$

decreases the magnitude of the output voltage decreases hence the conduction losses and switching losses decrease (Fig. 5.3). It is observed that the conduction losses do not show a significant variation with increase in the switching frequency and the switching losses increases with the increase in switching frequency.

### 5.2.2 Dual two-level inverter

The losses of a dual two-level VSI will increase when compared to a conventional two-level VSI because the number of switches is doubled. There is an imbalance in the conduction losses as the lower IGBT's conducts two times more than the upper IGBT's. The switching transitions of a single leg in a dual two-level VSI doubles when compared to a conventional two-level. The conduction losses of a dual two-level VSI increases by almost two times when compared to the two-level VSI and The conduction loss wrt to output frequency shows a slight decrease with increase in output frequency Fig. 5.4(a)). The switching losses also decrease with the increase in output frequency as shown in Fig. 5.4(b). It is noted that the switching losses increases by one and a half times more when compared to a conventional VSI. The conduction losses shows a slight decrease with the decrease in the dead time (Fig. 5.5(a)). The switching losses on the other

hand increases with the decrease in dead time as shown in Fig. 5.5(b). It is also observed that the conduction losses and switching losses increase with the increase in modulation index (Fig. 5.6). The conduction losses show a slight decrease with the increase in the switching frequency and the switching losses follows a similar trend as that of a conventional two-level inverter.

### 5.3 Loss analysis of a SiC based VSI

SiC MOSFET's have reduced switching and conduction losses when compared to Si IGBT's of similar rating. This is because of the numerous advantages of SiC based devices as stated in Chapter 1. For a SiC based VSI, loss analysis has been done at an higher switching frequency of 100 kHz and lower dead times of 100 ns and 500 ns.

#### 5.3.1 Two level VSI

It is observed that the conduction losses and switching losses with respect to output frequency shows a slight decrease; when there is an increase in output frequency; up to frequencies of 20 kHz and further decreases at higher switching frequencies (Fig. 5.7).




Figure 5.2: Conduction and switching losses of a Si based two-level VSI with respect to dead time at  $m = 0.51$  and  $f_o = 30\text{Hz}$




Figure 5.3: Conduction and switching losses of a Si based two-level VSI with respect to modulation index at  $f_o = 30$  Hz and dead time of  $2\mu s$

The variation of conduction losses with respect to dead time is shown in Fig. 5.8(a) shows that at higher switching frequencies and higher dead times losses are comparatively high. The trend observed in the switching losses (Fig. 5.8(b)) is similar to what is observed with conduction losses. The conduction loss and switching loss with respect to modulation index follows a similar trend to that of a Si based two-level VSI.

### 5.3.2 Dual two-level VSI

The losses of a dual two-level VSI increases when compared to a two-level VSI, similar to that of a Si based VSI. The conduction losses and switching losses show a decrease with the increase in the output frequency ((Fig. 5.10). The magnitude of conduction loss and switching loss increases by 2 times and  $\frac{4}{3}$  times respectively. The conduction losses and switching losses wrt to dead time and modulation index follows a similar pattern as that of a SiC based two-level inverter (Fig. 5.11 and Fig. 5.12).It is also observed that the conduction losses show a slight variation in magnitude at higer switching frequencies..




Figure 5.4: Conduction and switching losses of a Si based dual two-level VSI with respect to output frequency at  $m = 0.51$  and dead time of  $2\mu s$




Figure 5.5: Conduction and switching losses of a Si based dual two-level VSI with respect to dead time at  $m = 0.51$  and  $f_o = 30\text{Hz}$




Figure 5.6: Conduction and switching losses of a Si based dual two-level VSI with respect to modulation index at  $f_o = 30$  Hz and dead time of  $2\mu s$




Figure 5.7: Conduction and switching losses of a SiC based two-level VSI with respect to output frequency at  $m = 0.51$  and dead time of  $100 ns$




Figure 5.8: Conduction and switching losses of a SiC based two-level VSI with respect to dead time at  $m = 0.51$  and  $f_o = 30$  Hz




Figure 5.9: Conduction and switching losses of a SiC based two-level VSI with respect to modulation index at  $f_o = 30$  Hz and dead time of 100 ns






Figure 5.10: Conduction and switching losses of a SiC based dual two-level VSI with respect to output frequency at  $m = 0.51$  and dead time of 100ns




Figure 5.11: Conduction and switching losses of a SiC based dual two-level VSI with respect to dead time at  $m = 0.51$  and  $f_o = 30$ Hz




Figure 5.12: Conduction and switching losses of a SiC based dual two-level VSI with respect to modulation index at  $f_o = 30$  Hz and dead time of 100ns

## 5.4 Comparison of Si and SiC VSI

The conduction and switching losses with respect to dead time of a Si based two-level VSI and SiC based two-level and dual two-level VSI have been compared in this section. It is observed that the variation in dead time does not impact the conduction losses for conventional two-level VSI's. There is a small reduction in conduction losses at higher switching frequencies for dual two-level VSI's. The magnitudes of the conduction and switching losses with respect to a Si based two-level inverter has reduced by one-third and one-fourth times respectively at similar switching frequencies. The dual two-level SiC based VSI has the maximum conduction losses while the two-level Si based VSI has the maximum switching losses. At any given frequency the two-level SiC based VSI performs better than the two-level Si VSI. Also, the SiC based dual two-level VSI performs better than a Si based two-level VSI. Thus, the SiC based dual two-level VSI has lower losses to the Si based two-level VSI. Hence the heat sink design for the SiC based dual two-level VSI will lead to smaller heat sinks when compared to a Si based VSI. This also shows that SiC based VSIs can be used for lower and higher range of switching frequencies for more compact and thermally efficient systems.




Figure 5.13: Comparison of switching and conduction losses with respect to switching frequency at  $1\mu\text{s}$  dead time




Figure 5.14: Comparison of switching and conduction losses with respect to switching frequency at  $2\mu\text{s}$  dead time

## Chapter 6

# Conclusion and Future Work

Common-Mode Voltage is a very significant issue with motor drive systems. Higher values of CMV results in shaft voltage build up, high frequency ground currents , electromagnetic discharge and EMI problems. The ground currents in particular result in premature failure of motors due to high common-mode noise. Mitigation techniques using active/passive filters and several various modulation techniques have been implemented to eliminate CMV. Hardware solutions of shielded cables , shaft grounding brush etc have also been implemented. WBG based devices are in extensive research for the past two decades due to its innumerable benefits such as high switching speeds and faster switching rates. The ability to operate at higher junction temperatures and reduced switching losses makes it possible to generate a thermally efficient system. This thesis focuses on discussing the advantages and disadvantages of using WBG based device in a motor drive system. It is observed that the WBG devices are expected to have more pronounced common-mode related issues. The reduction in dead-time does not bring a significant change in the shaft voltage or ground currents for a conventional two-level VSI. It is also noted that for a Si based device which has slower switching rate leads to less spurious ground current effects. Due to higher switching frequencies, clamp-on ferrites may be used to reduce the common-mode currents; a potentially simpler and cost effective solution compared to common-mode chokes. These require additional space and impose constraints on the type of cabling used for the drive. No special design of ferrite core was conducted to select these components. These were selected based on the frequency range the chokes would provide a common-mode impedance. Another

technique to reduce high frequency common-mode currents is the use of an open-end winding drive. This solution offers the benefit of reduction of CMV at the cost of additional switches and increase in losses. The open-end winding drive also have the presence of low-frequency common-mode currents (circulating currents) that occurs at the third harmonics of the output frequency. It is also observed that reduction of dead time in an open-end winding drive reduces the high frequency common-mode currents. Attenuation of common-mode currents were observed in a conventional VSI. But when a dual two-level VSI open-end winding drive combines with ferrite clamp chokes, a near elimination of high frequency common-mode currents is observed.

The losses of a Si based IGBT and a SiC based MOSFET in a conventional two-level VSI and dual two-level VSI have been analyzed and comparison plots have been provided. It is observed that SiC based devices have very low switching losses. When a SiC based conventional two-level VSI is compared to a dual VSI two-level topology the conduction show a significant increase and the switching losses remains almost similar, under the same operating conditions. At higher switching frequencies the losses of SiC based topology increases but the increase is not as significant as the losses produced using Si based topology. This limits the operation of Si IGBT's at higher switching frequencies. The losses of a Si based dual two-level VSI is extremely high compared to The other topologies. Hence, a comparison of Si based two-level VSI , SiC based two-level VSI and dual two-level VSI are analyzed for switching frequencies till 20kHz. The total losses at a switching frequency of 5kHz and 20kHz for an open-end winding drive is lower when compared to the losses of Si based conventional VSI under similar conditions. It can also be concluded that SiC based conventional two-level inverter is highly efficient than a Si based conventional two-level inverter. SiC based MOSFET's can be preferred for high efficiency and simpler heat sink designs. Therefore, the low losses in WBG devices, combined with high temperature ratings , a dual two-level VSI can be constructed at a small volume and weight with investment toward extended bearing life and reduced EMI. Even though, these are obtained at the cost of additional components, the problems due to common-mode noise is far more impact full.

## 6.1 Sources of Error

There can be error in measurements caused due to the current and voltage probes. Oscilloscopes could also contribute to additional measurement error. Another source of error is the sampling rate of the measurements. The loss modeling in PLEXIM have accuracy errors due to the assumption of switching losses not varying with temperature and being considered proportional to the voltage. The switching loss and conduction loss data interpolation can have errors as they are datasheet values. The Cauer network used for thermal modeling is subjected to inaccuracies.

## 6.2 Future Work

- Comparison of shaft voltage and high-frequency common-mode currents for a Si based conventional two-level VSI and dual two-level VSI.
- Discuss in detail about circulating currents of a dual two-level VSI open-end winding drive and implement pulse based dead time compensation in the modulation strategy to minimize circulating currents
- Model the parasitics of a motor and create a common-mode equivalent circuit for open-end winding drives and perform simulation analysis.
- Hardware results of loss analysis of Si and SiC based conventional two-level and open-end winding drive.

## Chapter 7

# References

- [1] J.M. Erdman, R.J. Kerkman, D.W. Schlegel, and G.L. Skibinski. Effect of pwm inverters on ac motor bearing currents and shaft voltages. *Industry Applications, IEEE Transactions on*, 32(2):250–259, Mar 1996.
- [2] S. Chen, T.A. Lipo, and D. Fitzgerald. Source of induction motor bearing currents caused by pwm inverters. *Energy Conversion, IEEE Transactions on*, 11(1):25–32, Mar 1996.
- [3] Shaotang Chen, T.A. Lipo, and D. Fitzgerald. Modeling of motor bearing currents in pwm inverter drives. *Industry Applications, IEEE Transactions on*, 32(6):1365–1370, Nov 1996.
- [4] D. Busse, J. Erdman, R.J. Kerkman, D. Schlegel, and G. Skibinski. System electrical parameters and their effects on bearing currents. *Industry Applications, IEEE Transactions on*, 33(2):577–584, Mar 1997.
- [5] Shaotang Chen and T.A. Lipo. Circulating type motor bearing current in inverter drives. *Industry Applications Magazine, IEEE*, 4(1):32–38, Jan 1998.
- [6] Shaotang Chen and T.A. Lipo. Bearing currents and shaft voltages of an induction motor under hard- and soft-switching inverter excitation. *Industry Applications, IEEE Transactions on*, 34(5):1042–1048, Sep 1998.

- [7] Fei Wang. Motor shaft voltages and bearing currents and their reduction in multilevel medium-voltage pwm voltage-source-inverter drive applications. *Industry Applications, IEEE Transactions on*, 36(5):1336–1341, Sep 2000.
- [8] S. Bell, T.J. Cookson, S.A. Cope, R.A. Epperly, A. Fischer, D.W. Schlegel, and G.L. Skibinski. Experience with variable-frequency drives and motor bearing reliability. *Industry Applications, IEEE Transactions on*, 37(5):1438–1446, Sep 2001.
- [9] A. Muetze and C.R. Sullivan. Simplified design of common-mode chokes for reduction of motor ground currents in inverter drives. *Industry Applications, IEEE Transactions on*, 47(6):2570–2577, Nov 2011.
- [10] M.J. Melfi, F.G. Ladonne, and D.W. Ankele. Can a shaft brush be safely applied on a motor in a class i hazardous location? *Industry Applications, IEEE Transactions on*, PP(99):1–1, 2015.
- [11] Ciprian Radu. The most common causes of bearing failure and the importance of bearing lubrication. <http://goo.gl/Kkrwus>, 2010.
- [12] A. Muetze, J. Tamminen, and J. Ahola. Influence of motor operating parameters on discharge bearing current activity. *Industry Applications, IEEE Transactions on*, 47(4):1767–1777, July 2011.
- [13] G.L. Skibinski, R.J. Kerkman, and D. Schlegel. Emi emissions of modern pwm ac drives. *Industry Applications Magazine, IEEE*, 5(6):47–80, Nov 1999.
- [14] G.L. Skibinski, R.M. Tallam, M. Pande, R.J. Kerkman, and D.W. Schlegel. System design of adjustable speed drives, part 1: Equipment and load interactions. *Industry Applications Magazine, IEEE*, 18(4):47–60, July 2012.
- [15] Shaotang Chen and T.A. Lipo. Bearing currents and shaft voltages of an induction motor under hard- and soft-switching inverter excitation. *Industry Applications, IEEE Transactions on*, 34(5):1042–1048, Sep 1998.
- [16] R.M. Tallam, G.L. Skibinski, T.A. Shudarek, and R.A. Lukaszewski. Integrated differential-mode and common-mode filter to mitigate the effects of long motor



- leads on ac drives. In *Energy Conversion Congress and Exposition (ECCE), 2010 IEEE*, pages 838–845, Sept 2010.
- [17] Seon-Hwan Hwang and Jang-Mok Kim. Dead time compensation method for voltage-fed pwm inverter. *Energy Conversion, IEEE Transactions on*, 25(1):1–10, March 2010.
- [18] D. Leggate and R.J. Kerkman. Pulse based dead time compensator for pwm voltage inverters. In *Industrial Electronics, Control, and Instrumentation, 1995., Proceedings of the 1995 IEEE IECON 21st International Conference on*, volume 1, pages 474–481 vol.1, Nov 1995.
- [19] Haoran Zhang, A. von Jouanne, Shaoan Dai, A.K. Wallace, and Fei Wang. Multilevel inverter modulation schemes to eliminate common-mode voltages. *Industry Applications, IEEE Transactions on*, 36(6):1645–1653, Nov 2000.
- [20] M.R. Baiju, K.K. Mohapatra, R.S. Kanchan, and K. Gopakumar. A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive. *Power Electronics, IEEE Transactions on*, 19(3):794–805, May 2004.
- [21] Di Han, J. Noppakunkajorn, and B. Sarlioglu. Comprehensive efficiency, weight, and volume comparison of sic- and si-based bidirectional dc-dc converters for hybrid electric vehicles. *Vehicular Technology, IEEE Transactions on*, 63(7):3001–3010, Sept 2014.
- [22] Zheng Chen, Yiyang Yao, D. Boroyevich, K.D.T. Ngo, P. Mattavelli, and K. Rajashekara. A 1200-v, 60-a sic mosfet multichip phase-leg module for high-temperature, high-frequency applications. *Power Electronics, IEEE Transactions on*, 29(5):2307–2320, May 2014.
- [23] L. Ravi, E.L. Severson, S. Tewari, and N. Mohan. Circuit-level characterization and loss modeling of sic-based power electronic converters. In *Industrial Electronics Society, IECON 2014 - 40th Annual Conference of the IEEE*, pages 1291–1297, Oct 2014.

- [24] M.A. Briere. The power electronics market and the status of gan based power devices. In *Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011 IEEE*, pages 1–4, Oct 2011.
- [25] Cree Co. Cree power modules. <http://www.cree.com/Power/Products>.
- [26] Rohm Co. Rohm power modules. <http://www.rohm.com/web/in>.
- [27] Zheng Chen, Yiyang Yao, D. Boroyevich, K.D.T. Ngo, P. Mattavelli, and K. Rajashekhara. A 1200-v, 60-a sic mosfet multichip phase-leg module for high-temperature, high-frequency applications. *Power Electronics, IEEE Transactions on*, 29(5):2307–2320, May 2014.
- [28] J. Holtz, M. Holtgen, and J.O. Krah. A space vector modulator for the high-switching frequency control of three-level sic inverters. *Power Electronics, IEEE Transactions on*, 29(5):2618–2626, May 2014.
- [29] E. Severson, S. Gandikota, and N. Mohan. Practical implementation of dual purpose no voltage drives for bearingless motors. In *Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE*, pages 819–826, March 2015.
- [30] Di Han, Yingjie Li, and B. Sarlioglu. Analysis of sic based power electronic inverters for high speed machines. In *Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE*, pages 304–310, March 2015.
- [31] A. von Jauanne and Haoran Zhang. A dual-bridge inverter approach to eliminating common-mode voltages and bearing and leakage currents. *Power Electronics, IEEE Transactions on*, 14(1):43–48, Jan 1999.
- [32] V.T. Somasekhar, S. Srinivas, and K.K. Kumar. Effect of zero-vector placement in a dual-inverter fed open-end winding induction-motor drive with a decoupled space-vector pwm strategy. *Industrial Electronics, IEEE Transactions on*, 55(6):2497–2505, June 2008.
- [33] A.P. Sandulescu, F. Meinguet, X. Kestelyn, E. Semail, and A. Bruyere. Flux-weakening operation of open-end winding drive integrating a cost-effective high-power charger. *Electrical Systems in Transportation, IET*, 3(1):10–21, March 2013.

- [34] A. Somani, R.K. Gupta, K.K. Mohapatra, and N. Mohan. On the causes of circulating currents in pwm drives with open-end winding ac machines. *Industrial Electronics, IEEE Transactions on*, 60(9):3670–3678, Sept 2013.
- [35] B. Zhu, Y. Jia, U.R. Prasanna, K. Rajashekara, and H. Kubo. An input switched multilevel inverter for open-end winding induction motor drive. In *Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE-ASIA), 2014 International*, pages 1594–1600, May 2014.
- [36] J. Kalaiselvi and S. Srinivas. Bearing currents and shaft voltage reduction in dual-inverter-fed open-end winding induction motor with reduced cmv pwm methods. *Industrial Electronics, IEEE Transactions on*, 62(1):144–152, Jan 2015.
- [37] D Grahame Holmes and Thomas A Lipo. *Pulse width modulation for power converters: principles and practice*, volume 18. John Wiley & Sons, 2003.
- [38] R. Baranwal, K. Basu, and N. Mohan. Carrier-based implementation of svpwm for dual two-level vsi and dual matrix converter with zero common-mode voltage. *Power Electronics, IEEE Transactions on*, 30(3):1471–1487, March 2015.
- [39] Ned Mohan and Tore M Undeland. *Power electronics: converters, applications, and design*. John Wiley & Sons, 2007.
- [40] M.K. Rahim, F. Patkar, A. Jidin, M.Z.R.Z. Ahmadi, R.N. Firdaus, W. Abd Halim, and A. Razi. Reduced torque ripple and switching frequency using optimal dtc switching strategy for open-end winding of induction machines. In *Power Electronics and Drive Systems (PEDS), 2015 IEEE 11th International Conference on*, pages 767–772, June 2015.
- [41] Whitham D. Reeve and Tom Hagen. Applying and measuring ferrite beads. <http://goo.gl/DqBVFI>, 2013.
- [42] C.C. Chan. The state of the art of electric, hybrid, and fuel cell vehicles. *Proceedings of the IEEE*, 95(4):704–718, April 2007.
- [43] B.Jayant Baliga. *Fundamentals of Power Semiconductor Devices*. Springer, 2008.

- [44] R. Vrtovec and J. Trontelj. Sic mosfets in automotive motor drive applications and integrated driver circuit. In *Microelectronics Proceedings - MIEL 2014, 2014 29th International Conference on*, pages 424–430, May 2014.
- [45] Infineon. Ihw40t120 data sheet. <http://goo.gl/rr8rZf>, 2008.
- [46] Cree. C2m0080120d data sheet. <http://goo.gl/LeqV50>, 2014.